 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| SCG6500NT Synchronous Clock Generator PLL 2111 Comprehensive Drive Aurora, Illinois 60505 Phone: 630- 851- 4722 Fax: 630- 851- 5040 www.conwin.com Features * Digital PLL Control * 622.08 MHz LVPECL Output, Ultra-low Jitter * 155.52 MHz LVPECL Output, Ultra-low Jitter * Two 77.76 MHz LVPECL Outputs, Low Litter * 8 kHz LVPECL Output * Dual 8 kHz Input References * Supports Manual and Autonomous Modes * 3.3 VDC Power Supply Applications The SCG6500NT is designed for use as a reference input for OC-192 Framers and SERDES. It generates less than 1 psRMS jitter over the OC-192 bandwidth. SCG6500NT is well suited for use in line cards, service termination cards and similar functions to provide reliable reference, phase locked, synchronization for TDM, PDH, SONET, and SDH network equipment. The SCG6500NT provides a jitter filtered, wander following output signal synchronized to a superior Stratum or peer input reference signal. Bulletin Page Revision Date Issued By SG034 1 of 12 (ADVANCED) A05 24 JUNE 02 MBatts General Description The SCG6500NT unit provides high precision phase lock loop frequency translation for the telecommunication applications. The SCG6500NT unit generates LVPECL outputs from an intrinsically low jitter, voltage controlled crystal oscillator. The SCG6500NT unit can be configured to provide a jitter attenuated, internal reference. SCG6500NT is well suited for use in line cards, service termination cards and similar functions to provide reliable reference, phase locked, synchronization for TDM, PDH, SONET and SDH network equipment . The SCG6500NT provides a jitter filtered, wander following output signal synchronized to a superior Stratum or peer input reference signal. The SCG6500NT include the following features: Free Run, and alarm outputs for Loss-of-Reference, (LORA, LORB), Loss-of-Lock, (LOL). The LVPECL outputs may be put into a disable condition for external testing purposes. The SCG6500NT is a 3.3 Volt component. The unit can be used in applications that require temperature rating of 0 - 70 C. The SCG6500NT package dimensions are 1.3" x 1.963" x 0.45" on a eight layer FR4 board with a high speed differential connector. General Mode Description The SCG6500NT may be operated in any one of three modes, Manual, Autonomous Non-Revertive, or Autonomous Revertive Mode. In Manual Mode, the modules operating state is determined solely and exclusively by the Control Inputs. The SCG6500NT will unconditionally follow the Control Inputs. Proper synchronization and module operation are user responsibilities. In Autonomous Non-Revertive or Revertive Mode, the modules operating condition is determined by the Control Inputs and the validity of the selected operational condition. The SCG6500NT will follow Control Inputs as long as the selected operating condition is valid. In autonomous mode the module alarms are monitored to determine the validity of the current operational condition state. If the selected reference becomes invalid the module will attempt to lock to the redundant reference. If no valid references are available the module will set the internal VCXO to Hold Last if the HLV output is active. HLV is a signal indicating that there is a Hold Last value present. The module will set the internal VCXO to Free Run if references A & B are invalid and the HLV output is not active. For example, the Control Inputs are set to lock to REFA and no alarms are active. The user then sets the Control Inputs to lock to REFB but the LORB alarm is active. The module will remain in lock to REFA. Autonomous mode establishes absolute preference for valid operating conditions; REFA is valid; REFB, though selected, is invalid; the module remains in lock to the valid reference, REFA. *Note the module doesn't assume responsibility for reference qualification. Reference qualification is a user responsibility. The module only verifies that a signal is present but cannot check for Stratum quality. A signal must be present for 10 seconds before the module considers it a valid reference. In Autonomous Revertive Mode, the Control Inputs set a preferred reference. The module will revert to the preferred reference as long as it is considered valid. In Autonomous Non-Revertive Mode, there is no preferred reference. The module will remain on a reference as long as it is considered valid. Mode Inputs Table 1 Mode1 0 1 1 Mode 0 X 0 1 Mode Manual Autonomous Non-Revertive Autonomous Revertive Module Reset Table 2 Reset 0 1 Description Normal Operation Module Reset to power on condition Advance Data Sheet #: SG034 Page 2 of 12 Rev: A05 Date: 6 / 24 / 02 (c) Copyright 2002 The Connor-Winfield Corp. All Rights Reserved Specifications subject to change without notice Control Descriptions Free Run is an operational state that sets the module output to a nominal frequency. Lock to Reference A or B is an operational state that phase locks the module output to the respective reference. Hold Last is an operational state that sets the module output to a previous loop frequency. The value stored in the Hold Last latch is updated once every second. Table 3 CTL1 0 0 1 1 CTL0 0 1 0 1 Control Inputs Operational Condition Free Run Lock to Reference A Lock to Reference B Hold Last Status Output Descriptions Control Status Outputs, used to report the current control of the module in both Manual and Autonomous Modes. In Manual Mode the Control Status Outputs reflect the Control Inputs. In Autonomous Mode the Control Status Outputs may be different than the Control Inputs depending on circumstances. When the internal state machine acknowledges the need for a change in control it updates the Control Status Outputs on the next internal clock cycle of 12.86 ns. Hold Last Valid, used to report that a lock value has been entered into the Hold Last register. In Autonomous Mode the Hold Last Valid output is used to restrict the entry into Hold Last. Table 4 CS1 0 0 1 1 CS0 0 1 0 1 Control Status Outputs Current Operational Status Free Run Lock to Reference A Lock to Reference B Hold Last Table 5 HLV 0 1 Hold Last Valid Output Description Hold Last Invalid Hold Last Valid LORA and LORB, used to report that no signal is present on respective reference. LOR alarms are missing pulse detectors and don't indicate frequency out of range. In Autonomous Mode an LOR alarm is blanked to the internal state machine for ten seconds after alarm transitions to non-alarm state. External LOR alarms outputs are not blanked. LOL, used to report that the reference is greater than 94 out of phase with the VCXO. LOL alarm is only valid in a lock state (i.e. Lock to Reference A). In Autonomous Mode the LOL is used to start a ten second qualification timer on the respective reference. Once the timer expirers the respective reference is considered valid by the internal state machine. Table 6 LORA or LORB 0 1 LORA or LORB Outputs Description No Alarm Loss of Reference Table 7 LOL 0 1 LOL Output Description No Alarm Loss of Lock Output Enable Settings ENQ1, ENQ2, ENQ3, ENQ4, and ENQ5 are used to enable and disable the respective output. Logic low on the ENQ pin will enable the output. Logic high on the ENQ pin will state lock the output. Table 8 ENQ# 0 1 Enable Control Inputs Output State Enabled State Locked Advance Data Sheet #: SG034 (c) Copyright 2002 The Connor-Winfield Corp. Page 3 of 12 Rev: A05 Date: 6 / 24 / 02 All Rights Reserved Specifications subject to change without notice Absolute Maximum Rating Table 9 Symbol Vcc Vi Ts Parameter Power Supply Voltage Input Voltage Storage Temperature Minimum -0.5 -0.5 -40 Nominal Maximum 4.0 4.0 100 Units Volts Volts C Notes 1.0 1.0 1.0 Specifications Table 10 Symbol VCC ICC TO fFR fRefA fRefB fCAP fBW tAQ tRF Parameter Power supply voltage Power supply current Temperature Range Free Run Accuracy Input Reference A Input Reference B Capture/Pull-in Range Jitter Filter Bandwidth Acquisition Time Output Rise and Fall Time (20%-80%) @622.08 MHz @155.52 MHz @77.76 MHz Output Duty Cycle Jitter Generation @622.08 MHz @155.52 MHz @77.76 MHz Jitter Transfer Peaking MTIE@Sychronization Rearrangement Minimum 3.125 0 -20 -25 1 45 Nominal 3.3 400 8 8 3.6 200 250 300 50 0.1 6 Maximum 3.465 TBD 70 20 25 10 1 55 0.8 1 4 0.2 Units V mA C ppm kHz kHz ppm Hz ms ps ps ns % psRMS psRMS psRMS dB ns 6.0 7.0 8.0 3.0 4.0 5.0 5.0 5.0 Notes 2.0 DC JGEN JPK MTIESR NOTES: 1.0: Operation of the device at these or any other condition beyond those listed under Operating Specifications is not implied. Exposure to Absolute Maximum Rating conditions for extended periods of time may affect device reliability. 2.0: Requires external Regulation and supply decoupling (2.2 uF, 330 pF) 3.0: 3dB loop response 4.0: From a 20 ppm step in reference frequency 5.0: See Recommended Line Termination for load requirements 6.0: Jitter based on SONET OC-192 bandwidth (12 kHz to 80 MHz) 7.0: Jitter based on SONET OC-48 bandwidth (12 kHz to 20 MHz) 8.0: Jitter based on SONET OC-12 bandwidth (12 kHz to 5 MHz) Advance Data Sheet #: SG034 Page 4 of 12 Rev: A05 Date: 6 / 24 / 02 (c) Copyright 2002 The Connor-Winfield Corp. All Rights Reserved Specifications subject to change without notice Input And Output Characteristics Table 11 Symbol Parameter Minimum Nominal Maximum Units Notes LVTTL Input and Output Characteristics VIH VIL TIO CO VOH VOL TIR VOH VOL Cl Tskew VOH VOL Cl Tskew High Level Input Voltage Low Level Input Voltage I/O to Output Valid Output Capacitance High Level Output Voltage, lOH = 04mA Low Level Output Voltage, lOL = 8mA Input Reference Signal Pulse Width High Level Output Voltage Low Level Output Voltage Output Capacitance Differential output skew High Level Output Voltage Low Level Output Voltage Output Capacitance Differential output skew 2 0 2.4 25.72 2.27 1.49 2.48 0.96 3.6 0.8 10 10 0.4 2.52 1.68 10 50 10 50 V V nS pF V V nS V V pF ps V V pF ps Vcc Min. Vcc Max. LVPECL Output Characteristics for Q1 & Q2 LVPECL Output Characteristics for Q3, Q4 & Q5 Advance Data Sheet #: SG034 (c) Copyright 2002 The Connor-Winfield Corp. Page 5 of 12 Rev: A05 Date: 6 / 24 / 02 All Rights Reserved Specifications subject to change without notice Pin Description Table 12 Pin # Pin Name Description Supply voltage relative to ground Input Default State N/A 3,8,13,18, VCC 23,28,33,38, 43,48,53,58, 63,68,73,78, 83,88,93,98 1,2,5,7,9, GND 10,12,16,17, 22,27,31,32, 37,42,46,47, 51,52,57,62, 66,67,72,77, 81,82,87,92, 94,95,96,97,100 55 75 70 74 30 15 19 79 60 34 99 4 69 64 54 65 45 39 11 6 21 26 36 41 71 76 56 61 84,85, 89,90 MODE0 MODE1 CTL0 CTL1 RESET ENQ1 ENQ2 ENQ3 ENQ4 ENQ5 REFA REFB CS0 CS1 HLV LOL LORA LORB Q1P Q1N Q2P Q2N Q3P Q3N Q4P Q4N Q5P Q5N JTAG Ground N/A Mode Input Mode Input Control Input Control Input Reset module to power on conditions Active low enable Q1 Active low enable Q2 Active low enable Q3 Active low enable Q4 Active low enable Q5 Input reference Input reference Control Operational Status Control Operational Status Hold Last Valid Loss-of-Lock "Active Reference" Loss-of-Reference A Loss-of-Reference B Positive LVPECL Differential Output Negative LVPECL Differential Output Positive LVPECL Differential Output Negative LVPECL Differential Output Positive LVPECL Differential Output Negative LVPECL Differential Output Positive LVPECL Differential Output Negative LVPECL Differential Output Positive LVPECL Differential Output Negative LVPECL Differential Output No connection. Do not connect. Do not connect. No BSDL files available No connection. Do not connect Logic 0 Logic 0 Logic 0 Logic 0 Logic 0 Logic 0 Logic 0 Logic 0 Logic 0 Logic 0 N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A N/A 14,20,24,25 NC 29,35,40,44, 49,50,59,80,86,91 Advance Data Sheet #: SG034 Page 6 of 12 Rev: A05 Date: 6 / 24 / 02 (c) Copyright 2002 The Connor-Winfield Corp. All Rights Reserved Specifications subject to change without notice Functional Block Diagram Figure 1 Input Connection Output Connection MODE0 MODE1 CTL0 CTL1 State Machine CS0 CS1 HLV ENQ1 REF A REF B REF SEL SYNC PD SYNC LPF DAC VCXO 622.08 MHz Q1P Q1N LORA LORB LOL Divider Control ENQ2 155.52 MHz ENQ3 77.76 MHz ENQ4 77.76 MHz ENQ5 8 kHz Q2P Q2N Q3P Q3N Q4P Q4N Q5P Q5N Loss of Reference Timing Diagram Figure 2 LOR (loss-of-reference) EXT 8 kHz REF INT 8 kHz REF 125s - 250s 125 s LOR Advance Data Sheet #: SG034 (c) Copyright 2002 The Connor-Winfield Corp. Page 7 of 12 Rev: A05 Date: 6 / 24 / 02 All Rights Reserved Specifications subject to change without notice Manual Mode State Machine Figure 3 User Selected Free Run Mode Free Run User Selected Free Run Mode User Selected Lock Mode User Selected Free Run Mode User Selected Hold Last Mode User Selected Lock Mode Lock User Selected Hold Last Mode Hold Last User Selected Lock Mode User Selected Hold Last Mode Note: Lock Mode is one in which the unit is locked to the selected reference, which is either Ref A or Ref B Autonomous Mode State Machine Figure 4 User Selected Free Run Mode or No Valid References Available or No Valid Hold Last Available Free Run User Selected Free Run Mode or (No Valid Hold Last Available and No Valid References Available) User Selected Lock Mode and Valid References Available User Selected Free Run Mode or No Valid Hold Last Available User Selected Hold Last Mode and Valid Hold Last Available Lock User Selected Lock Mode and Valid Reference Available Hold Last User Selected Lock Mode and Valid References Available (User Selected Hold Last Mode or No Valid Reference Available) and Valid Hold Last Available (User Selected Hold Last Mode or No Valid References Available) and Valid Hold Last Available Notes: 1) Lock Mode is one in which the unit is locked to either Ref A or Ref B, but not always the selected reference 2) See General Mode Description for Revertive and Non-Revertive operation Advance Data Sheet #: SG034 Page 8 of 12 Rev: A05 Date: 6 / 24 / 02 (c) Copyright 2002 The Connor-Winfield Corp. All Rights Reserved Specifications subject to change without notice Recommended Connector Placement and Component Keep Out Area Figure 5 1.300 1.175 1.125 96 100 O0.180 Copper Pad 0.650 Ball Grid = 5 x 20 @ 0.050 pitch, Footprint for Samtec connector Samtec PN: YFS-20-03-E-05-SB-K-TR Consult Samtec for detailed specifications www.samtec.com 0.225 0.175 0.125 0.000 1 5 O0.104 Finished Hole 0.000 0.350 0.400 0.125 0.550 Maximum Dimensions Figure 6 1.963 [49.85] 1.963 1.838 0.276 [7.01] 0.525 [13.34] 1.300 [33.02] 1.050 [26.67] Max. Height 0.450 [11.43] 0.050 [1.27] 1.713 [43.50] Advance Data Sheet #: SG034 (c) Copyright 2002 The Connor-Winfield Corp. Page 9 of 12 Rev: A05 Date: 6 / 24 / 02 All Rights Reserved Specifications subject to change without notice Recommended Line Termination Figure 7 3.3 VDC 3.3 VDC Vcc Q+ 50 OHM Transmission Line 100 D+ LVPECL OUTPUT GND LVPECL INPUT Q- 50 OHM Transmission Line D- Recommended LVPECL to LVDS Conversion for Q1 & Q2 Figure 8 3.3 VDC 3.3 VDC 82 Vcc Q+ 50 OHM Transmission Line D+ LVPECL OUTPUT 56 LVDS INPUT QD- GND 50 OHM Transmission Line 82 Advance Data Sheet #: SG034 Page 10 of 12 Rev: A05 Date: 6 / 24 / 02 (c) Copyright 2002 The Connor-Winfield Corp. All Rights Reserved Specifications subject to change without notice GND Vcc 56 GND Vcc Revision A00 A01 A02 A03 A04 A05 Revision DateNote 7/20/01 7/24/01 7/30/01 12/03/01 12/10/01 6/24/02 Advance Informational Release Added Samtec Connector PN Changed Pin outs Updated Pin Descriptions Made correction to diagrams Added Table 2, Module Reset Advance Data Sheet #: SG034 (c) Copyright 2002 The Connor-Winfield Corp. Page 11 of 12 Rev: A05 Date: 6 / 24 / 02 All Rights Reserved Specifications subject to change without notice 2111 Comprehensive Drive Aurora, Illinois 60505 Phone: 630- 851- 4722 Fax: 630- 851- 5040 www.conwin.com Advance Data Sheet |
Price & Availability of SCG6500NT
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |